Positioned in 1 collision space.
IPU architecture was designed ground-up around AI graph compute rather than adapted from general-purpose silicon—a structural alignment with this field merge.